Synthesis of Parallel Sorting Networks using SAT Solvers
نویسندگان
چکیده
Sorting networks are implementations of parallel sorting algorithms that have many important applications like routing where they are more powerful than other networks like the Omeganetwork [Law75]. Sorting networks are essentially combinational hardware circuits that consist of only compare/exchange modules. While a recursive definition of an asymptotically optimal sorting network is known [AKS83], its implementation turned out to be totally inefficient in practice. Optimal implementations of sorting networks with a minimal depth (and thus minimal computation time) are known only up to sizes up to 10 elements. Hence, the design of optimal parallel sorting networks is still a fundamental open problem for larger sizes. In this paper, we investigate whether and how it is possible to use the power of modern SAT solvers to automatically synthesize optimal sorting networks (with minimal depth). We were able to reproduce the known results up to size 10, but could so far not obtain larger optimal networks.
منابع مشابه
SAT and CP - Parallelisation and Applications
This thesis is considered with the parallelisation of solvers which search for either an arbitrary, or an optimum, solution to a problem stated in some formal way. We discuss the parallelisation of two solvers, and their application in three chapters. In the first chapter, we consider SAT, the decision problem of propositional logic, and algorithms for showing the satisfiability or unsatisfiabi...
متن کاملTranslating Pseudo-Boolean Constraints into SAT
In this paper, we describe and evaluate three different techniques for translating pseudoboolean constraints (linear constraints over boolean variables) into clauses that can be handled by a standard SAT-solver. We show that by applying a proper mix of translation techniques, a SAT-solver can perform on a par with the best existing native pseudo-boolean solvers. This is particularly valuable in...
متن کاملFaster Sorting Networks for $17$, $19$ and $20$ Inputs
We present new parallel sorting networks for 17 to 20 inputs. For 17, 19, and 20 inputs these new networks are faster (i.e., they require less computation steps) than the previously known best networks. Therefore, we improve upon the known upper bounds for minimal depth sorting networks on 17, 19, and 20 channels. The networks were obtained using a combination of hand-crafted first layers and a...
متن کاملValidating Unsatisfiability Results of Clause Sharing Parallel SAT Solvers
As satisfiability (SAT) solver performance has improved, so has their complexity, which make it more likely that SAT solvers contain bugs. One important source of increased complexity is clause sharing in parallel SAT solvers. SAT solvers can emit a proof of unsatisfiability to gain confidence that their results are correct. Such proofs must contain deletion information in order to check them e...
متن کاملUsing Synthesis Techniques in SAT Solvers
In many application domains in VLSI CAD, like formal verification or test pattern generation, the problem to be solved can be formulated as an instance of satisfiability (SAT). The SAT instance in this cases is usually derived from a circuit description. In this paper we propose to use techniques known from logic synthesis to speed up SAT solvers. By experiments it is shown that these technique...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011